Access Restriction

Author Bosshart, Pat ♦ Gibb, Glen ♦ Kim, Hun-Seok ♦ Varghese, George ♦ Mckeown, Nick ♦ Izzard, Martin ♦ Mujica, O. ♦ Horowitz, Mark
Source CiteSeerX
Content type Text
File Format PDF
Subject Domain (in DDC) Computer science, information & general works ♦ Data processing & computer science
Subject Keyword Fast Programmable Match-action Processing ♦ Overall Resource Limit ♦ Flexible Openflow Hardware Switch Implementation ♦ Fixed Set ♦ Software Defined Networking ♦ Additional Cost ♦ Limited Repertoire ♦ Packet Processing Action ♦ Rmt Model ♦ Arbitrary Field ♦ Table Configurable ♦ Match-action Processing ♦ Header Field ♦ New Risc-inspired Pipelined Architecture ♦ Multiple Match Table ♦ Current Hardware Switch ♦ Concrete Design ♦ Control Plane ♦ Arbitrary Width ♦ Openflow Protocol ♦ Action Primitive ♦ Gb Switch Chip ♦ Open Interface ♦ Reconfigurable Match Table ♦ Openflow Specification ♦ Essential Minimal Set ♦ Control Software Program
Abstract In Software Defined Networking (SDN) the control plane is physically separate from the forwarding plane. Control software programs the forwarding plane (e.g., switches and routers) using an open interface, such as OpenFlow. This paper aims to overcomes two limitations in current switching chips and the OpenFlow protocol: i) current hardware switches are quite rigid, allowing “Match-Action ” processing on only a fixed set of fields, and ii) the OpenFlow specification only defines a limited repertoire of packet processing actions. We propose the RMT (reconfigurable match tables) model, a new RISC-inspired pipelined architecture for switching chips, and we identify the essential minimal set of action primitives to specify how headers are processed in hardware. RMT allows the forwarding plane to be changed in the field without modifying hardware. As in OpenFlow, the programmer can specify multiple match tables of arbitrary width and depth, subject only to an overall resource limit, with each table configurable for matching on arbitrary fields. However, RMT allows the programmer to modify all header fields much more comprehensively than in OpenFlow. Our paper describes the design of a 64 port by 10 Gb/s switch chip implementing the RMT model. Our concrete design demonstrates, contrary to concerns within the community, that flexible OpenFlow hardware switch implementations are feasible at almost no additional cost or power.
Educational Role Student ♦ Teacher
Age Range above 22 year
Educational Use Research
Education Level UG and PG ♦ Career/Technical Study
Learning Resource Type Article